
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
13
SSTE32882HLB
7201/14
SSTE32882HLB
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
COMMERCIAL TEMPERATURE
Ball Assignment; MIRROR=LOW, QCSEN=LOW
The table below specifies the pinout for SSTE32882 in front configuration with QuadCS mode enabled.
1
2345678
A
QAA13
QAA8
QCSEN
RESET
ERROUT
RSVD
QBA8
QBA13
B
QAA14
QAA7
VSS
MIRROR
VSS
QBA7
QBA14
C
QAA9
QAA6
VDD
QBA6
QBA9
D
QAA11
QAA5
VSS
QBA5
QBA11
E
QAA2
QAA4
VDD
QBA4
QBA2
F
QAA1
QAA3
VSS
QBA3
QBA1
G
QAA0
QABA1
VDD
QBBA1
QBA0
H
QAA12
QABA0
VSS
QBBA0
QBA12
J
QABA2
QCS1
VDD
QCS3
QBBA2
K
QAA15
QACKE0
VSS
QBCKE0
QBA15
L
QAWE
QCS0
VDD
QCS2
QBWE
M
QAA10
QACKE1
VSS
QBCKE1
QBA10
N
QACAS
QAODT0
VDD
QBODT0
QBCAS
P
QARAS
QAODT1
VSS
QBODT1
QBRAS
R
DA14
DCKE1
VDD
DODT1
DA10
T
DCS0
DCKE0
VSS
DODT0
DCS1
U
DA12
DA3
Y1
PVSS
PVDD
Y0
DA4
DCAS
V
DA5
DA9
Y1
PVSS
PVDD
Y0
DWE
DA2
W
DA8
DA15
Y3
PVSS
PVDD
Y2
DA1
DBA0
Y
DA7
DBA2
Y3
AVSS
AVDD
Y2
DA13
DBA1
AA
DA11
DCS2
FBIN
CK
RSVD
FBOUT
PAR_IN
DRAS
AB
DA6
RSVD
FBIN
CK
VREFCA
FBOUT
DCS3
DA0
Pins A6, AA5 and AB2 are reserved for future functions must not be connected on system. The system
must provide a solder pad for these pins. The device design needs to tolerate floating on these pins. A3
must be tied LOW for this configuration.